

Microkernel Construction I.8 – Interrupts, Exceptions, CPU virtualization

Lecture Summer Term 2017 Wednesday 15:45-17:15 R 131, 50.34 (INFO)

Jens Kehne | Marius Hillenbrand System Architecture Group, Department of Computer Science







Everything the kernel needs to handle in a secure manner will either become invisible or be hidden behind an abstraction.

Events that are not handled by the kernel itself will be posted to user land

- Page faults
- Hardware interrupts
- Exceptions



Event Sources

- From current instruction stream ("exceptions")
 - Page fault
 - Numeric
 - Unaligned data access
 - Debug
 - Speculation
- External ("interrupts")
 - Device interrupts
 - Timer interrupt
 - Inter-processor interrupt

Event Classes




Traps / interrupts

- Sensed after an instruction
- Deal with the cause, then continue
- Faults
 - Signaled during the execution of the current instruction
 - Fix the problem, then retry (or skip)

Event Handling



- 1. Program executes happily
- 2. Event occurs
- 3. Activate event handler
 - Save current state
 - Switch to privileged mode
 - Execute event handler
- 4. Fix the problem / handle event
- 5. End of event handling
 - Restore state
 - Switch to previous mode
 - Continue interrupted program
- 6. Program executes happily again





Everything the kernel needs to handle in a secure manner will either become invisible or be hidden behind an abstraction.


Events that are not handled by the kernel itself will be posted to user land

- Page faults
- Hardware interrupts
- Exceptions

Page Fault IPC


7





Jens Kehne, Marius Hillenbrand – Microkernel Construction, SS 2017

System Architecture Group Department of Computer Science




IPC Map



Page Fault Receive Window






21.06.2017 Jens Kehne, Marius Hillenbrand - Microkernel Construction, SS 2017




String Copy





String Copy: Sender Page Fault






Deliver PF message to **sender's** pager from the **sender**.

String Copy: Receiver Page Fault









Dataspaces

What if we want to receive mappings from more than one task?




Dataspaces





Dataspaces and Pagefaults






Invisible Page Faults




Kernel handles some page faults internally


- Virtual TCB array map on demand
 - Exclusive 0-filled page on write access
 - Shared 0-filled read-only page on read access
 - Avoid DoS attack on memory used for TCBs
 - Map exclusive 0-filled page on later write



Lazy Kernel Space Building







Kernel memory

Note: The kernel shares page **tables**, not page **directories**; implemented by copying page directory entries.

Jens Kehne, Marius Hillenbrand – Microkernel Construction, SS 2017



Everything the kernel needs to handle in a secure manner will either become invisible or be hidden behind an abstraction.

Events that are not handled by the kernel itself will be posted to user land

- Page faults
- Hardware interrupts
- Exceptions


Hardware Interrupts




Kernel hides first-level interrupt logic

- No user messing with interrupt hardware
- Deliver interrupts via IPC
- More portable software
- Kernel interrupt handler
 - Translates interrupt into IPC
 - Sender: interrupt thread ID
 - Represents interrupt request line
 - Receiver: attached thread (user interrupt handler)
- Message destination
 - A thread needs to "attach to an interrupt"
















System Architecture Group Department of Computer Science











System Architecture Group Department of Computer Science






System Architecture Group Department of Computer Science






System Architecture Group Department of Computer Science






System Architecture Group Department of Computer Science











System Architecture Group Department of Computer Science


























System Architecture Group Department of Computer Science





System Architecture Group Department of Computer Science






System Architecture Group Department of Computer Science


Interrupt Handling





Interrupt Handling






System Architecture Group Department of Computer Science


Jens Kehne, Marius Hillenbrand – Microkernel Construction, SS 2017

IPC (Pistachio) vs. Objects (Fiasco.OC)












40 21.06.2017
















Jens Kehne, Marius Hillenbrand – Microkernel Construction, SS 2017

System Architecture Group Department of Computer Science


42 21.06.2017

















46








47






Interrupt thread






























53














57

Invisible Interrupts



Kernel uses some interrupts for itself

- Timer tick triggers scheduler
 - Timer device and interrupt line not available to user
 - Remember soon/late/late late lists?
- Inter-processor interrupts (SMP)
 - Kernel hides IPI hardware
 - Cross-CPU user communication via IPC

Kernel debugger may use interrupts
 Performance counters – profiling
 NMI – last resort debug aid



Everything the kernel needs to handle in a secure manner will either become invisible or be hidden behind an abstraction.

Events that are not handled by the kernel itself will be posted to user land

- Page faults
- Hardware interrupts
- Exceptions

Old Exception Handling Model




Model


- Create exception frame on user stack
- Restart thread at a predefined exception handler
- Return from exception handler using special instruction
- Problems
 - Very x86-ish, inconsistent
 - Requires a valid user stack
 - Poor performance for virtualization
 - Too many kernel entries
 - Recursive exception handling?
 - Safety?


New Exception Handling Model



























65





Invisible Exceptions



Kernel handles some exceptions internally

- Coprocessor/FPU virtualization
- Transparent small space extension
- TLB misses with software-loaded TLBs

Kernel debugger handles some exceptions

- Breakpoints
- Single-stepping
- Branch tracing



Review: Processor Multiplexing

Hardware model

- One thread
- One address space
- Exclusive access to resources (such as FPU)
- Microkernel exports
 - Multiple threads
 - Multiple address spaces
 - Maintain threads' view of the world
 - Threads have exclusive access to resources
- Multiplex abstractions onto existing hardware
 - Switch register file contents at thread switch
 - Potentially switch MMU state at thread switch
 - Switch FPU content etc. at thread switch

FPU Virtualization



Strict switching Thread switch:

Store current thread's FPU state


Load new thread's FPU state

Extremely expensive

- IA-32's full SSE2 state is 512 Bytes
- IA-64's floating point state is ~1.5 KiB
- May not even be required
 - Threads do not always use FPU


Lazy FPU Switching






Lazy FPU Switching






Lazy FPU Switching




















System Architecture Group Department of Computer Science


Jens Kehne, Marius Hillenbrand – Microkernel Construction, SS 2017





System Architecture Group Department of Computer Science






fcos

System Architecture Group Department of Computer Science

Jens Kehne, Marius Hillenbrand – Microkernel Construction, SS 2017






System Architecture Group Department of Computer Science

Jens Kehne, Marius Hillenbrand – Microkernel Construction, SS 2017

pacman()

fcos






System Architecture Group Department of Computer Science

pacman()

fcos







Privileged IA-32 Instructions

Privileged instructions


- lidt Load interrupt descriptor table
- **rdmsr**, **wrmsr** Access model-specific registers
- wbinvd Write back and invalidate caches
- 🛢 lgdt, lldt, ltr, ...

IOPL-sensitive

- cli/sti Disable/enable interrupts
- in, out, ins, outs Access I/O address space

I/O Permission Bitmap






82 21.06.2017


I/O Permission Bitmap





L4 I/O Port Access Control – IO Faults






84 21.06.2017

System Architecture Group Department of Computer Science

L4 I/O Port Access Control – IO Mapping





Virtualizing the Interrupt Flag




- Interrupt enable flag in EFLAGS
 But user mode cannot modify IF directly
- cli/sti cause exception (#GP)
 Analyze faulting instruction
 Flip user's IF
 Per-thread IF
- But ... expensive
 - Unusable for implementing critical sections




- Hardware support Allows enforcing maximum interrupt latency Two new flags in EFLAGS register (VIF, VIP) cli/sti in user mode updates Virtual IF Less costly – no exception Hardware interrupts still subject to real IF Deliver interrupts immediately or Postpone delivery Kernel can set VIP flag Indicates pending interrupt Next sti will cause #GP
 - Kernel can deliver pending interrupts



















System Architecture Group Department of Computer Science



Summary

Most events processed in userspace

- Page faults, interrupts, exceptions
- Handler sends and receives IPC
- IPC invisible to faulting thread
- Some events handled by the kernel internally
 - Kernel page faults
 - Timer interrupt, IPI
 - FPU/Interrupt flag virtualization